

I hereby certify that this correspondence is being filed via
EFS-Web with the United States Patent and Trademark Office
on 11-1-07

PATENT
Docket No.: 018865-001740US
Client Ref. No.: 17732.7226.001.001

TOWNSEND and TOWNSEND and CREW LLP

By: 

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

MO et al.

Application No.: 10/630,249

Filed: July 30, 2003

For: FIELD EFFECT TRANSISTOR
AND METHOD OF ITS
MANUFACTURE

Confirmation No.: 9390

Examiner: HA, Nathan W.

Art Unit: 2814

COMMUNICATION
PURSUANT TO
EXAMINER INTERVIEW

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

On October 23, 2007, the undersigned conducted a telephone interview with Examiner Nathan Ha. The following provides a summary of the substance of that interview.

The interview focused mainly on the various points of distinction between the claims and the prior art as presented in the response filed by the Applicants on November 20, 2006. In particular, the undersigned reiterated (1) the lack of any motivation to combine Chau with Hshieh '128 (the alleged motivation - "in order to facilitate hot electron injection" - being entirely unrelated to Chau's abrupt junction as well as any structure in Hshieh '128), and (2) that, even if combined, the combination would not result in the claimed structure, at least because Chau's abrupt junction is between the source and the body of a transistor which are regions having dopants of opposite conductivity type. Other grounds distinguishing the prior art from the claims as explained in the response filed on November 20, 2006 were also discussed briefly.

To further clarify some of the points of distinction, the undersigned submitted a proposed amendment by facsimile on June 14, 2007, as well as on October 18, 2007. The proposed amendment is submitted herewith as "Attachment #1." This proposed amendment, which was also discussed during the interview of October 23, 2007, adds language to independent claim 46 that expressly defines the abrupt junction as being formed "between the heavy body region having dopants of the second conductivity type and the dope well having dopants of the second conductivity type."

In response to the explanation by the undersigned that similar arguments regarding the term "abrupt junction" were successfully addressed during prosecution of the parent application, the Examiner requested a copy of the relevant papers from the parent prosecution history. Applicants submit herewith as "Attachment #2" a copy of a response dated June 7, 2001 (herein "6/7/01 Response") filed in parent application number 08/970,221, now U.S. patent number 6,429,481. The Examiner also indicated an interest in reviewing a declaration supporting commercial success as another objective measure of patentability, which was submitted with the 6/7/01 Response and is included in Attachment #2.

Applicants note that a different set of claims having different scope were the subject of the 6/7/01 Response and that a copy of the 6/7/01 Response is provided here solely for the purpose of further clarifying the distinction between an abrupt junction and a linearly graded junction, which is discussed in some detail in the 6/7/01 Response at pages 5-7. As was the case in the parent application 08/970,221, references to textbook analysis of different types of junctions are provided to assist the Examiner in better understanding the background of the technology and in particular the contrasts between the more common linearly graded junction and an abrupt junction. Therefore, the detailed analysis referenced from the textbook by Sze is not intended to be limiting of the scope of the claim language. As described in the instant application, an abrupt junction can be formed in different ways, and indeed the abrupt junction described by Sze is between regions having opposite polarity dopants, while the claimed abrupt junction is

formed between regions having the same polarity dopants. Accordingly, the sole purpose of submitting a copy of the 6/7/01 Response is to again highlight the fact that one of skill in this art understands that an abrupt junction has distinct structural and functional properties that differentiate it from the more common linearly graded junction.

Applicants thank the Examiner for the opportunity to discuss the application and invite the Examiner to call the undersigned if the Examiner believes a telephone conference would expedite prosecution of this application.

Respectfully submitted,

A handwritten signature in black ink, appearing to read 'Babak S. Sani', with a large, stylized loop at the end.

Babak S. Sani
Reg. No. 37,495

TOWNSEND and TOWNSEND and CREW LLP
Two Embarcadero Center, Eighth Floor
San Francisco, California 94111-3834
Tel: (415) 576-0200 / Fax: (415) 576-0300
Attachments
BSS:deb
61196807 v1

ATTACHMENT #1

Application/Control Number 10/630,249

**Proposed Amendment for Discussion with Examiner Nathan Ha,
Art Unit 2814**

June 14, 2007

46. (currently amended) A field effect transistor comprising:

a semiconductor substrate having dopants of a first conductivity type;

a trench extending a predetermined depth into the semiconductor substrate;

a doped well having dopants of a second conductivity type opposite to the first conductivity type and extending into the semiconductor substrate to form a well junction at a first depth;

a doped source region having dopants of the first conductivity type and extending into the semiconductor substrate to form a source junction at a second depth; and

a doped heavy body region having dopants of the second conductivity type and extending into the doped well to form a heavy body junction at a depth that is deeper than the source junction and shallower than the trench,

wherein the heavy body region forms an abrupt junction in the doped well, the abrupt junction being defined by the junction between the heavy body region having dopants of the second conductivity type and the doped well having dopants of the second conductivity type.

* * * COMMUNICATION RESULT REPORT (JUN. 13. 2007 8:26PM) * * *

FAX HEADER 1:
FAX HEADER 2:TRANSMITTED/STORED : JUN. 13. 2007 8:26PM
FILE MODE OPTION

ADDRESS

RESULT

PAGE

7908 MEMORY TX

USPTO

OK

2/2

REASON FOR ERROR OR LINE FAIL
E-3) NO ANSWERmm-2) BUSY
mm-4) NO FACSIMILE CONNECTIONTOWNSEND
and
TOWNSEND
and
CREW
LLPPalo Alto, California
Tel 650 328-2400Walnut Creek, California
Tel 925 472-5000San Diego, California
Tel 658 350-6100Denver, Colorado
Tel 303 571-4000Seattle, Washington
Tel 206 457-9600

San Francisco

Two Embarcadero Center
Eighth Floor
San Francisco
California 94111-3834
Tel 415 578-0200
Fax 415 578-0300

FACSIMILE COVER SHEET

Date: June 13, 2007	Client & Matter Number: 018865-001740	No. Pages (including this one): -2-
To: Examiner Nathan Ha Art Unit 2814	At Fax Number: 571-273-1707	Confirmation Phone Number:

From: Babak S. Sani

(0225)

Re: Application Number 10/630,249

Dear Examiner Ha,

The Applicant in the referenced application will be filing an RCE shortly. I would appreciate the opportunity to briefly discuss the attached amendment to the first independent claim (claim 46) tomorrow Thursday June 14, if possible. I will call you at 2:30 PM your time tomorrow in hopes that we can discuss this case.

Thank you.

Babak S. Sani

Original With:	<input type="checkbox"/> BE SENT BY MAIL	<input type="checkbox"/> BE SENT BY FEDEX/OVERNIGHT COURIER	<input type="checkbox"/> BE SENT BY MESSENGER	<input checked="" type="checkbox"/> NOT BE SENT
----------------	--	---	---	---

Faxed:

Return to: Babak S. Sani - (2646)

If you have problems with reception please call Fax Services at extension 4659

Important

This message is intended only for the use of the individual or entity to which it is addressed and may contain information that is privileged, confidential, and/or exempt from disclosure by applicable law or court order. If the reader of this message is not the intended recipient, or the employee or agent responsible for delivering the message to the intended recipient, you are hereby notified that any dissemination, distribution, or copying of this communication is strictly prohibited. If you have received this communication in error, please notify us immediately by telephone and return the original message to us at the above address via the United States Postal Service. Thank you.

61076875 v1

ATTACHMENT #2

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Sze-Ki Mo, et al.

Application No.: 08/970,221

Filed: November 17, 1997

For: FIELD EFFECT TRANSISTOR
AND METHOD OF ITS
MANUFACTURE

Examiner: Jackson Jr., J.

Art Unit: 2815

AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

In response to the Office Action mailed December 5, 2000, please amend the above-captioned patent application as set forth below.

IN THE CLAIMS:

Please cancel claims 13, 18-22 and 54 without prejudice to renewal and amend claims 1, 8, 47, 50, 53 and 55 as set forth below. A marked-up version of the amended claims is included at the end of the remarks section.

1 1. (Thrice Amended) A trenched field effect transistor comprising:
2 a semiconductor substrate having dopants of a first conductivity type;
3 a trench extending a predetermined depth into said semiconductor substrate;
4 a pair of doped source junctions having dopants of the first conductivity type,
5 and positioned on opposite sides of the trench;
6 a doped well having dopants of a second conductivity type opposite to said
7 first conductivity type, and formed into the substrate to a depth that is less than said
8 predetermined depth of the trench; and

9 a doped heavy body having dopants of the second conductivity type, and
10 positioned adjacent each source junction on the opposite side of the source junction from the
11 trench, said heavy body extending into said doped well to a depth that is less than said depth
12 of said doped well,

13 wherein the heavy body forms an abrupt junction with the well and the depth
14 of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown
15 initiation point is spaced away from the trench in the semiconductor, when voltage is applied
16 to the transistor.

1 8. (Thrice Amended) An array of transistor cells comprising:

2 a semiconductor substrate having a first conductivity type;

3 a plurality of gate-forming trenches arranged substantially parallel to each
4 other, each trench extending a predetermined depth into said substrate and the space between
5 adjacent trenches defining a contact area;

6 a pair of doped source junctions, positioned on opposite sides of the trench
7 and extending along the length of the trench, the source junctions having the first
8 conductivity type;

9 a doped well having a second conductivity type with a charge opposite that of
10 the first conductivity type, the doped well formed in the semiconductor substrate between
11 each pair of gate-forming trenches;

12 a doped heavy body having the second conductivity type formed inside the
13 doped well and positioned adjacent each source junction, the deepest portion of said heavy
14 body extending less deeply into said semiconductor substrate than said predetermined depth
15 of said trenches; and

16 alternating heavy body and source contact regions defined at the surface of the
17 semiconductor substrate along the length of the contact area,

18 wherein the heavy body forms an abrupt junction with the well, and a depth of
19 the heavy body relative to a depth of the well is adjusted so that breakdown of the transistor
20 originates in the semiconductor in a region spaced away from the trenches when voltage is
21 applied to the transistor.

1 47. (Twice Amended) A trench field effect transistor formed on a substrate,
2 comprising:

3 a plurality of trenches formed in parallel along a longitudinal axis, the
4 plurality of trenches extending into the substrate to a first depth;
5 a doped well extending into the substrate between each pair of trenches;
6 a pair of doped source regions formed on opposite sides of each trench; and
7 a doped heavy body formed inside the doped well adjacent each source
8 region, the doped heavy body extending into the doped well to a second depth that is less
9 than the first depth,

10 wherein the doped heavy body:
11 forms a continuous doped region along substantially the entire longitudinal
12 axis of a trench, and

13 forms an abrupt junction with the well, and a depth of the heavy body junction
14 relative to a maximum depth of the well, is adjusted so that a peak electric field in the
15 substrate is spaced away from the trench when voltage is applied to the transistor.

1 50. (Twice Amended) The trench field effect transistor of claim 1 further
2 comprising an epitaxial layer having dopants of the first conductivity type, and formed
3 between the substrate and the doped well, with no buried layer formed at an interface
4 between the epitaxial layer and the substrate.

1 53. (Once Amended) The trench field effect transistor of claim 8, further
2 comprising:
3 an epitaxial layer having the first conductivity type formed between the substrate
4 and the well, with no buried layer formed at an interface between the epitaxial layer and the
5 substrate.

1 55. (Once Amended) The trench field effect transistor of claim 47, further
2 comprising:
3 an epitaxial layer having the first conductivity type formed between the substrate
4 and the well,
5 wherein the second depth relative to a depth of the well is adjusted to eliminate the
6 need for any layers disposed between the epitaxial layer and the substrate.

REMARKS

Upon entry of this amendment, which cancels claim 13, 18-22 and 54 without prejudice to renewal and amends claims 1, 8, 47, 50, 53 and 55, claims 1, 2, 5-12, 14-17, 46-53 and 55 remain pending. Previously examined claims 50, and 53-55 were rejected under 35 U.S.C. 112, second paragraph, for being indefinite, claims 1, 2, 6, 8-11, 46-53, 55 were rejected under 35 U.S.C. 103(a) as being anticipated by or in the alternative obvious over USPN 5,629,543 to Hshieh et al. (hereinafter Hshieh '543); claim 7 was rejected as being unpatentable over Hsheih '543 in view of USPN 5,688,725 to Darwish et al. (Darwish '725); and claims 1, 2, 5-12, 14-22, 46-55 were rejected as being unpatentable over Hshieh '543 with Darwish '725, applicant's prior art admissions, Nakamura '491, Bencuya '324 and Harada '050. Reconsideration of the claims in view of the above amendments and the comments below is respectfully requested.

The Rejections

- Section 112, 2nd ¶

Claims 50 and 53-55 stand rejected under 35 U.S.C. §112, second paragraph, as being indefinite. The rejection states that "the recitation 'wherein the relative depths ... are controlled to eliminate the need for any layers ...' are vague and indefinite of exact structure." The rejection asks "what is the exact structure determined by 'controlled...'"

These claims were added for the specific purpose of further distinguishing over the cited reference Hshieh '543. Hshieh '543 teaches forming an N+ buried layer (16) between the epitaxial N- layer (or drift region 4B) and the substrate 10 to ensure "that avalanche breakdown occurs at the buried layer/body region" [Hshieh '543, col. 2, lines 6-10]. Applicants were the first to find that a trench transistor structure can be formed with a shallow heavy body structured in a way that the need for such buried layers is eliminated with very little, if any, compromise in the transistor cell density. Applicants respectfully submit that, for the reasons discussed below, there should be no ambiguity associated with the claimed structure which specifies the relative depths of the heavy body and the well regions in the trench transistor (see below). Applicants have nevertheless amended claims 50, 53 and 55 to remove the language the rejection finds vague. Withdrawal of this rejection is therefore respectfully requested.

- Section 102(e) or 103(a): Hshieh '543

The Office Action maintains the previous rejection of claims 1, 2, 6, 8-11, 46-53, and 55 under 35 U.S.C. §102(e) as anticipated by or, in the alternative, under 35 U.S.C. §103(a) as obvious over Hshieh '543. The rejection states:

"Applicant's argument that Hshieh does not disclose an 'abrupt' junction is unpersuasive. The junction in Hshieh is abrupt. There are no particularly claimed dopant concentrations which would structurally distinguish applicant's 'abrupt' junctions over the 'abrupt' junctions of the applied art. Accordingly 'abrupt' is merely a label which does not structurally distinguish applicant's claims over the applied art."

Applicants respectfully submit that this rejection not only mischaracterizes the technical import of the claim language, it misconstrues well-established law regarding adequacy of claims. The terminology "abrupt junction" is well-known to those skilled in the art as having a very well-defined meaning with specific structural significance. "Physics of Semiconductor Devices," by S.M.Sze is considered a seminal book on the subject and is widely used throughout the academic community as well as the industry. Sze devotes an entire section (section 2.3.1) on the "Abrupt Junction," and states the following at page 72: "In

practice, most impurity profiles can be approximated by the following two limiting cases: the abrupt junction and the linearly graded junction" Sze also explains the "profound effects" of these differently formed junctions on the "avalanche multiplication process." [Sze, bottom of page 73]. After a detailed analysis of the characteristics of the "abrupt" junction versus the "linearly graded" junction, at page 104, Sze presents the following:

"An approximate universal expression can be given as follows for the results above comprising all semiconductors studied: :


$$V_B \cong 60(E_g/1.1)^{3/2}(N_B/10^{16})^{-3/4} \text{ V} \quad (79a)$$

for abrupt junctions where E_g is the room-temperature bandgap in eV, and N_B is the background doping in cm^{-3} ; and

$$V_B \cong 60(E_g/1.1)^{6/5}(a/3 \times 10^{20})^{-2/5} \text{ V} \quad (79b)$$

for linearly graded junctions where a is the impurity gradient in cm^{-4} .

For diffused junctions with a linear gradient on one side of the junction and a constant doping on the other side (shown in Fig. 31, insert), the breakdown voltage lies between the two limiting cases considered previously 39 (Figs. 26 and 28). For large a and low N_B , the breakdown voltage of diffused junctions (Fig. 31) is given by the abrupt junction results (bottom line); on the other hand, for small a and high N_B , V_B will be given by the linearly graded junction results (parallel lines)."



Accordingly, referring to Fig. 31 of Sze (reproduced above for convenient reference), for a given background doping N_B , the breakdown voltage V_B is lowered (parallel lines) as the impurity gradient a increases until it comes to a limit at the point (on the bottom line) where the impurity gradient a reaches an abrupt junction, after which V_B remains constant. Thus, contrary to the rejection's characterization, "abrupt" is clearly neither "merely a label" nor is it devoid of any structural significance.

Furthermore, the rejection's assertion that "there are no particularly claimed dopant concentrations which would structurally distinguish applicant's 'abrupt' junctions over the 'abrupt' junctions of the prior art" is flawed in two respects. First, no where in Hsieh '543 could there be found any mention of any junction being "abrupt." Secondly, it is well-established that mathematical precision should not be imposed on claim language for its own sake, and that an applicant has the right to claim the invention in terms that would be understood by persons of skill in the field of invention. *Modine Mfg. Co. v. United States ITC*, 75 F.3d 1545, 37 USPQ2d 1609 (Fed. Cir. 1996). This is particularly relevant in the present case where not only the structural significance of the terminology "abrupt junction" is well understood by those skilled in this art, the number of different variables involved in a structure that is an "abrupt junction" (e.g., background doping, gradient, target breakdown voltage, etc.) renders it meaningless to provide, for example, specific doping concentrations without specifying numbers for other variables. Furthermore, any numbers would also be rendered meaningless given the well-known and ever aggressive miniaturization process over time in the field of semiconductors. Dimensions such as junction depths employed in semiconductor devices at any given time often become obsolete within a two to three year period. In fact, products that are now being manufactured based on the teachings of the instant invention no longer employ the exemplary numbers provided in the instant specification (filed in November of 1997). Thus, requiring specific doping concentrations or other mathematical limitations where none should be required would unnecessarily and unfairly limit the scope of the claim applicants are otherwise entitled to.

Independent claims 1, 8 and 47 all specify the junction formed between the "heavy body" and the "well" as being "abrupt" and, for the above reasons, therefore distinguish over the cited art. These claims, however, include additional elements that further distinguish over the cited references. Claim 1, for example, also recites "the depth of the [heavy body] junction relative to the depth of the well, is adjusted so that a transistor breakdown initiation point is spaced away from the trench" Again, no combination of the cited prior art teaches or suggests the claimed structure. In maintaining its rejection of the claim, however, the Office Action states: " Arguments regarding 'controlled' are unconvincing of patentability because the claimed structure does not functionally or structurally distinguish over the applied art." It is difficult to follow the reasoning behind this rejection since the relevant claim language, on its face, does clearly distinguish in both those respects. Structurally, the relevant claim language defines a specific depth for the "heavy body," and functionally, it specifies the moving away or spacing away of the "transistor breakdown initiation point ... from the trench." Contrary to the rejection's assertion, this combination clearly distinguishes over the cited references. With respect to the depth of the P+ region 24 in Hshieh '543, a reading of Hshieh '543 makes it clear that the inventors had no clue whatsoever about the possibility of having a P+ region (24) that is shallower than the well (18) and yet is capable of addressing the breakdown problem by its structure (i.e., depth and abruptness of its junction). This is so because Hshieh '543 clearly shows a P+ region 24 that is as deep or deeper than the well 18 in every figure, and in the only instance where they make a cursory mention of shallower "P+ body contact regions 24", they immediately add "... in which case the breakdown current conduction path is from body region 18 to buried layer 16." [Hshieh '543, col. 3, lines 1-6]. Hshieh '543 therefore teaches nothing more than what was already known in the art; that if the P+ body region 24 is made shallower than the well, the device would then need some other additional structure to control the point of breakdown initiation (see further discussion below). This additional structure, as taught by Hshieh '543, is an N+ buried layer 16. Hshieh '543 therefore clearly fails to teach or suggest a heavy body that is shallower than the well, and has its depth "relative to the depth of the well, [] adjusted so that a transistor breakdown initiation point is spaced away from the trench"

Although not clear, in light of the §112, 2nd ¶ rejection above, it is assumed that the Examiner may have had difficulty with the use of the word "controlled." While it is not deemed necessary, to the extent that the Examiner may consider "adjusted" more appropriate in defining a structure, Applicants have amended independent claims 1, 8 and 47 to replace the word "controlled" with "adjusted." Applicants are entitled to claim this structural aspect of the present invention (i.e., relative depths of the heavy body and the well), that is also further defined functionally (impacting breakdown initiation point), without having to limit the claim to specific numerical dimensions. Applicants welcome Examiner's suggestions for any substitute words for "controlled" or "adjusted."

Hshieh '543 thus clearly neither teaches a trench field effect transistor with a "heavy body" that forms an "abrupt junction" with the well, nor one that has a "heavy body" with a depth relative to the depth of the well that causes "a transistor breakdown initiation point [to move] away from the trench." Nor does Hshieh '543 even remotely suggest the claimed combination. In fact, by teaching that a buried layer (16) is required to address the breakdown problem, Hshieh '543 teaches away from a structure that can accomplish similar functionality with a clever expedient as that of the claimed "heavy body." To be sure, the notion that a prior art diagram may "look similar" to a diagram that depicts an aspect of the invention, cannot be the basis for a 102 or 103 rejection. Often times diagrams are not to scale and significant novel and non-obvious structural features such as depth or abruptness of a junction in semiconductor technology may not be easily depicted. Again, both the diagrams and the body of Hshieh '543 not only fail to teach but also fail to suggest the claimed invention.

Independent claims 1, 8 and 47 are thus patentably distinguished over Hshieh '543. Claims 2, 5-7, 9-12, 14-17, 46, 48-53 and 55 depend from one the claims 1, 8 and 47 and therefore derive patentability therefrom. These claims, however, recite additional novel and non-obvious features that further distinguish over Hshieh '543. Claims 48 and 49, for example, describe an alternating source and heavy body contact arrangement along the longitudinal axis of a trench. No such structure is taught or suggested by Hshieh '543. Claims

50, 53 and 54, for example, specifically recite a heavy body which has its depth relative to the depth of the well "adjusted to eliminate the need for any layers disposed between the epitaxial layer and the substrate." Hshieh '543 teaches the opposite: forming a "buried layer" (16) between the epitaxial layer (or drift region) and the substrate. Claims 1-2, 5-12, 14-17, 46-53 and 55 are therefore patentably distinguished over Hshieh '543. Accordingly, withdrawal of this rejection is respectfully requested.

- Section 103(a): Hshieh '543, Darwish '725, Nakamura '491, Bencuya '324, and Harada '050

Claims 1, 2, 5-12, 14-22, 46-55 have been rejected under 35 U.S.C. §103(a) as being unpatentable over Hshieh '543 with Darwish '725, applicant's prior art admissions, Nakamura '491, Bencuya '324, and Harada '050. The rejection does not provide an explanation of any new grounds of rejection other than to state: "Harada additionally teaches a termination structure including a deep well connected to body regions. It would have been obvious to have practiced the same with Hshieh to have improved breakdown voltage. The previous rejection with the above comments applies."

With respect to claims 1, 8 and 47, and all claims depending therefrom, as discussed above, Hshieh '543 clearly fails to teach or suggest the invention as claimed. None of the other cited references, or any combination thereof, including any admitted prior art, adds anything that would support a finding of unpatentability. If anything, a close look at every one of these references, as well as many of the other relevant prior art of record, provides overwhelming evidence of non-obviousness of the claimed invention. This is so because these prior art references, one after another, demonstrate the fact that many of the most skilled artisans in the field recognized and struggled with the exact same set of challenges (e.g., increased trench MOSFET cell density, improved breakdown voltage, lowered transistor on-resistance, etc.), yet none were able to conceive of the solution claimed by the present invention. Instead, in each instance, the prior art proposes a solution that is fundamentally different both structurally and functionally, as well as being technically inferior as demonstrated by the commercial success of the products manufactured based on the present invention. To stress this point, Applicants present below a brief analysis of a number of the

cited prior art references. A declaration evidencing the commercial success as another objective measure of non-obviousness is separately submitted.

- Hshieh '543

An analysis of this reference has already been presented, however, since it forms the main basis for rejection of the claims, it is repeated here in a more concise fashion.

Recognition of the Problem:

"However it is also known that when cell density is high as in the typical trenched transistor structure, a new undesirable JFET phenomenon gradually appears between the P+ deep body regions 5. The P+ deep body regions 5 typically extend from a principal surface of the semiconductor material into the P body region 7 to provide a contact to the P body region 7. These deep body regions 5 ensure that avalanche breakdown occurs in these regions rather than at the bottom of the trenches. This undesirable JFET phenomenon is because such deep body regions 5 are relatively close to each other. (Also shown in FIG. 1 are conventional drain electrode 8B and source-body electrode 8A.) Thus while avalanche breakdown occurs rather than destructive breakdown at the trench bottom, i.e. breakdown damaging the insulating oxide at the trench bottom, undesirably this new JFET resistance makes a bigger contribution to drain-source on resistance when cell density is higher." [Col. 1, lines 29-49, emphasis added].

Proposed Solution (Figs. 2 & 3F):

"Further, in accordance with the invention a doped buried layer [16] is formed in the upper portion of the drain region [10] and in contact with the drift region [14]. This buried layer has the same doping type as that of the drain region and a doping concentration higher than that of the drift region, and is typically located to directly underlie the body contact (deep body) region formed between each pair of adjacent source regions. The buried layer is heavily doped to form N+ doped fingers extending into the drift region. This buried layer [16] is typically formed prior to the epitaxial growth of the drift region, and by having an optimized doping profile ensures that avalanche breakdown occurs at the buried layer/body region or buried layer/body contact region. Hence the distance between the lower part of the body contact or body region and the upper part of the buried layer determines breakdown." [Col. 1, line 65 to col. 2, line 13, reference numerals and underlining added].

- Darwish '725

Recognition of the Problem:

"The deep central P+ region 114 in MOSFET 300, while greatly reducing the adverse consequences of breakdown, also has some unfavorable effects. First, an upward limit on cell density is created, because with increasing cell density P ions may be introduced into the channel region. As described above, this tends to increase the threshold voltage of the MOSFET. Second, the presence of a deep P+ region 114 tends to pinch the electron current as it leaves the channel and enters the drift region 111. In an embodiment which does not include a deep P+ region (as shown in, for example, FIG. 2A), the electron current spreads out when it reaches the drift region 111. This current spreading reduces the average current per unit area in the drift region 111 and therefore reduces the on-resistance of the MOSFET. The presence of a deep central P+ region limits this current spreading and increases the on-resistance consistent with high cell densities. What is needed, therefore, is a MOSFET which combines the breakdown advantages of a deep central P+ region with a low on-resistance." [Col. 3, lines 28-48, emphasis added].

Proposed Solution (Figs 4 & 5):

"When the MOSFET is turned on, an electron current flows vertically through a channel within the body region adjacent the trench. To promote current spreading at the lower (drain) end of the channel region when the MOSFET is turned on, a "delta layer" [402] is provided within the drift region. The delta layer is a layer wherein the concentration of dopant of first conductivity type is greater than the concentration of dopant of first conductivity type in the drift region generally. In many embodiments the delta layer abuts the body region, although in some embodiments the delta layer is separated from the body region. The upper boundary of the delta layer is at a level which is above the bottom of the trench in which the gate is formed. In some embodiments, the upper boundary of the delta layer coincides with a lower junction of the body region. The lower boundary of the delta layer may be at a level either above or below the bottom of the trench." [Col. 3, lines 64 to col. 4, line 13, reference numeral and underlining added].

- Hshieh '128 (Office Action mailed 8/4/99)

Recognition of the Problem:

"In typical DMOS transistors using a trenched gate electrode, in order to avoid destructive breakdown occurring at the bottom of the trench into

the underlying drain region, such transistors are fabricated so that a P+ deep body region extends deeper than does the bottom of the trench into the substrate (drain region). Thus rather than destructive breakdown occurring at the trench bottom, instead avalanche breakdown occurs from the lowest portion of this P+ deep body region into the underlying drain region. However due to device physics limitations, the cell density of such transistors is thereby restricted by lateral diffusion of this P+ deep body region. That is, in order to provide a P+ deep body region that extends deep enough into the substrate, the drive in step causes this P+ deep body region to diffuse laterally. If it diffuses too far laterally, it may coalesce with an adjacent P+deep body region and degrade transistor performance.

Hence, in order to allow deep enough extension of the P+deep body region into the substrate, the transistor cells each must be relatively large in surface area so that the lateral diffusion does not allow such coalescing. This increases the surface area consumed by each cell, or in other words increases the size of the transistor. As is well known, it is a primary goal of power MOSFET fabrication to minimize chip surface area. This lateral diffusion of the P+deep body region prevents optimization of transistor density and hence wastes chip surface area." [Col. 1, lines 25-51, emphasis added].

Proposed Solution (Figs. 1, 2 & 3):

In accordance with the invention, cell density is increased in a DMOS transistor. In some embodiments this is accomplished by providing a very narrow (in lateral dimension) P+deep body region [16 in Fig. 1] with little or no lateral diffusion. ... In a second embodiment, in addition to the high energy P+deep body implant [36 in Fig. 2], a double epitaxial layer [12 and 34 in Fig. 2] is provided underlying the body region [14], with the P+deep body P+region [34] not extending below the depth of the trench. Instead, the double epitaxial layer provides the desired current path away from the bottom of the trenches. ... In a third embodiment, there is no P+deep body implantation at all and instead only the double epitaxial layer [12 & 34 in Fig. 3] is used underneath the body region." [Col. 1, lines 54 to col. 2, line 19, reference numerals and underlining added].

Two more examples of prior art references evidencing the fact that designers attempting to solve the same problem have failed to arrive at a solution that is even remotely suggestive of the present invention are provided below. An earlier issued patent (USPN 5,072,266) illustrates the fact that the specific challenges have been known for well over a

decade, and a second more recently issued patent (USPN 5,998,836) shows a contemporaneous attempt at solving the problem. Both offer solutions that are widely different than that proposed and claimed by the present invention.

- 5,072,266 (Bulucea et al.)

Recognition of the Problem:

"An engineering trade-off must be made between on-resistance, breakdown voltage and other engineering figures of merit so that the perimeter-to-area ratio Z/A advantage of the open-cell is lost. Given these constraints, the closed-cell geometry appears to be more practical. However, the closed cell geometry has at least three associated problems that do not appear to have been reported on in the technical or patent literature. The first problem is semiconductor surface breakdown. ... This junction is thus exposed to electric field line crowding and to breakdown in the epitaxial material adjacent to the bottom corners of the trench, when the device is biased in the BVDSS condition." [Col. 4, lines 24-41, emphasis added].

Proposed Solution (Fig. 8):

"This invention provides an optimized version of a power metal-oxide-semiconductor field-effect transistor (MOSFET) [wherein bulk] breakdown voltage is achieved by using a two-dimensional, field shaping, dopant profile that includes a central deep p+ (or n+) layer [27c] that is laterally adjacent to a p body layer" [Col. 1, lines 50-61, reference numeral and emphasis added].

"FIG. 8 illustrates one embodiment of the invention, showing half of a hexagonally shaped trench DMOS structure 21. The structure includes ... a body region 27 [where] a central portion 27c of the body region lies below a plane that is defined by the bottom of the trench 29 for the transistor cell." [Col. 6, lines 28-60]

- 5,998,836 (Williams)

Recognition of the Problem:

"Two critical characteristics of a power MOSFET are its breakdown voltage, i.e., the voltage at which it begins to conduct current when in an off condition, and its on-resistance i.e., its resistance to current flow

when in an on condition. The on-resistance of a MOSFET generally varies directly with its cell density, since when there are more cells per unit area there is also a greater total "gate width" (around the perimeter of each cell) for the current to pass through. The breakdown voltage of a MOSFET depends primarily on the doping concentrations and locations of the source, body and drain regions in each MOSFET cell." [Col. 1, lines 32-44, emphasis added].

Proposed Solution (Fig. 3):

"In accordance with this invention, there is created in the chip a protective diffusion of the second conductivity type [38], which forms a PN junction [39] with first conductivity material in the epitaxial layer [14] or substrate. This PN junction functions as a diode. A metal layer [36] ties the protective diffusion (i.e., one terminal of the diode) to the source regions [34] of the MOSFET cells such that the diode is connected in parallel with the channels of the MOSFET cells." [Col. 2, lines 60 to 68, reference numerals and underlining added].

The above analysis holds true for many of the other prior art references of record. This demonstrates that for well over a decade engineers in the field have attempted to arrive at a design for a trench MOSFET that addresses breakdown voltage, on-resistance and cell density in an optimized fashion. It also demonstrates that time and again a solution is proposed that is very different than that found by the Applicants. If the present invention as claimed were obvious, as the rejection contends, one would have to ask why then did no person of skill in the art arrive at this solution years ago. One answer to this question may be the fact that there has been a general understanding by those skilled in this art that, in terms of impact on the electric field, between the deeper well (or body) region and a heavily doped body region that is shallower than the well, the deeper well region (that is closest to the epitaxial layer) dominates. This had led to a generally accepted assumption that such shallow heavy body junction inside a graded body junction, no matter how deep, could not have any measurable impact on breakdown voltage.

Challenging these and other accepted assumptions, and through exhaustive experimentation and computer simulations, Applicants were the first to find that the problem can in fact be addressed optimally by employing, in combination with the other features of the

transistor, a shallow heavy body with specific depth and junction characteristics. The solution offered by the instant invention requires no additional structures as proposed by numerous prior art references such as buried layers or dual epitaxial layers, delta layers, protective PN junction diodes, deep P+ body regions, etc. A family of trench MOSFET products embodying the Applicants' elegant solution, which has clearly not been taught or suggested by the art of record, has enjoyed tremendous commercial success as a direct result of the benefits of the claimed invention. To provide further objective evidence of non-obviousness of the claimed invention, Applicants herewith submit a declaration by the Senior Vice President of Discrete Power Products of the Assignee demonstrating this commercial success.


Accordingly, none of the cited references, or any combination thereof, teach or suggest a trench transistor having a "heavy body" that forms an "abrupt junction" inside a well, and whose depth is adjusted to impact the location of breakdown initiation. Every independent claim pending in the instant application recites this combination. All pending claims are therefore patentably distinguished over the art or record. Withdrawal of this rejection is respectfully requested.

CONCLUSION

In view of the foregoing, Applicants believe all claims now pending in this Application are in condition for allowance. The issuance of a formal Notice of Allowance at an early date is respectfully requested.

If the Examiner believes a telephone conference would expedite prosecution of this application, please telephone the undersigned at 415-576-0200.

Respectfully submitted,



Babak S. Sani
Reg. No. 37,495

TOWNSEND and TOWNSEND and CREW LLP
Two Embarcadero Center, 8th Floor
San Francisco, California 94111-3834
Tel: (415) 576-0200 / Fax: (415) 576-0300

SF 1231752 v1

Marked-Up Version of Amended Claims – Appln. No. 08/970.221

1 2. (Thrice Amended) A trenched field effect transistor comprising:
2 a semiconductor substrate having dopants of a first conductivity type;
3 a trench extending a predetermined depth into said semiconductor substrate;
4 a pair of doped source junctions having dopants of the first conductivity type,
5 and positioned on opposite sides of the trench;
6 a doped well having dopants of a second conductivity type opposite to said
7 first conductivity type, and formed into the substrate to a depth that is less than said
8 predetermined depth of the trench; and
9 a doped heavy body having dopants of the second conductivity type, and
10 positioned adjacent each source junction on the opposite side of the source junction from the
11 trench, said heavy body extending into said doped well to a depth that is less than said depth
12 of said doped well,
13 wherein the heavy body forms an abrupt junction with the well and the depth
14 of the junction, relative to the depth of the well, is **[controlled]** adjusted so that a transistor
15 breakdown initiation point is spaced away from the trench in the semiconductor, when
16 voltage is applied to the transistor.

1 8. (Thrice Amended) An array of transistor cells comprising:
2 a semiconductor substrate having a first conductivity type;
3 a plurality of gate-forming trenches arranged substantially parallel to each
4 other, each trench extending a predetermined depth into said substrate and the space between
5 adjacent trenches defining a contact area;
6 a pair of doped source junctions, positioned on opposite sides of the trench
7 and extending along the length of the trench, the source junctions having the first
8 conductivity type;
9 a doped well having a second conductivity type with a charge opposite that of
10 the first conductivity type, the doped well formed in the semiconductor substrate between
11 each pair of gate-forming trenches;

12 a doped heavy body having the second conductivity type formed inside the
13 doped well and positioned adjacent each source junction, the deepest portion of said heavy
14 body extending less deeply into said semiconductor substrate than said predetermined depth
15 of said trenches; and

16 alternating heavy body and source contact regions defined at the surface of the
17 semiconductor substrate along the length of the contact area,

18 wherein the heavy body forms an abrupt junction with the well [junction],
19 and a depth of the heavy body relative to a depth of the well[,] is [controlled] adjusted so
20 that breakdown of the transistor originates in the semiconductor in a region spaced away
21 from the trenches when voltage is applied to the transistor.

1 47. (Twice Amended) A trench field effect transistor formed on a substrate,
2 comprising:

3 a plurality of trenches formed in parallel along a longitudinal axis, the
4 plurality of trenches extending into the substrate to a first depth;

5 a doped well extending into the substrate between each pair of trenches;
6 a pair of doped source regions formed on opposite sides of each trench; and
7 a doped heavy body formed inside the doped well adjacent each source
8 region, the doped heavy body extending into the doped well to a second depth that is less
9 than the first depth,

10 wherein the doped heavy body:

11 forms a continuous doped region along substantially the entire longitudinal
12 axis of a trench, and

13 forms an abrupt junction with the well, and a depth of the heavy body
14 junction[,] relative to a maximum depth of the well, is [controlled] adjusted so that a peak
15 electric field in the substrate is spaced away from the trench when voltage is applied to the
16 transistor.

1 50. (Twice Amended) The trench field effect transistor of claim 1 further
2 comprising an epitaxial layer having dopants of the first conductivity type, and formed
3 between the substrate and the doped well, with no buried layer formed at an interface
4 between the epitaxial layer and the substrate

5 [wherein the the relative depths of the doped heavy body and the well are
6 controlled to eliminate the need for any layers disposed between the epitaxial layer and
7 the substrate].

1 53. (Once Amended) The trench field effect transistor of claim 8, further
2 comprising:
3 an epitaxial layer having the first conductivity type formed between the substrate
4 and the well, with no buried layer formed at an interface between the epitaxial layer and the
5 substrate

6 [wherein the relative depths of the deepest portion of the heavy body and a
7 depth of the well are controlled to eliminate the need for any layers disposed between the
8 epitaxial layer and the substrate].

1 55. (Once Amended) The trench field effect transistor of claim 47, further
2 comprising:
3 an epitaxial layer having the first conductivity type formed between the
4 substrate and the well,
5 wherein the second depth relative to [and] a depth of the well [are controlled]
6 is adjusted to eliminate the need for any layers disposed between the epitaxial layer and the
7 substrate.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Sze-Ki Mo, et al.

Application No.: 08/970,221

Filed: November 17, 1997

For: FIELD EFFECT TRANSISTOR
AND METHOD OF ITS
MANUFACTURE

Examiner: Jackson Jr., J.

Art Unit: 2815

DECLARATION OF IZAK BENCUYA

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

I, Izak Bencuya, declare as follows:

I have read and understood the present application, including the claims in their current state. The claims are attached to this Declaration as Attachment 1.

I am employed by Fairchild Semiconductor Corporation ("Fairchild"), and hold the position of Senior Vice President of Discrete Power Products. I have held that position since January, 2000.

Fairchild manufactures a family of trench power transistor ("trench MOSFET") products including FDS 6680A, FDS 6612A and FDS 6690A. These trench MOSFET products embody the trench transistor technology as set forth in the attached claims.

Part of my responsibility as the Vice President of Discrete Power is to oversee the development, sales and marketing of these products, as well as to acquire feedback from customers using the same. To this end, I have closely monitored the volume of sales as well as adoption rate and competitor response in order to determine the market acceptance and customer reaction to these products.

By the end of 1997 trench MOSFET technology was approximately 7-8% of the overall power MOSFET market. Siliconix Incorporated ("Siliconix"), as one of the largest manufacturers of power MOSFET devices, owned approximately 85% of the trench MOSFET market. Siliconix is also the assignee of several of the patents cited throughout the prosecution of the instant application including Hsieh '543, Hsieh '128 and Darwish '725.

Fairchild introduced its first trench power MOSFET product FDS6680 in January 1998. The design of FDS6680 is based on the features that are the subject of the claims in the instant application. In little over three years since the introduction of the Fairchild FDS6680, trench MOSFET technology has grown to 15% of the overall power MOSFET market, and Siliconix's share of that market is now about 50% with Fairchild owning 30% of the market.

This dramatic growth in the trench power MOSFET market and the success of the family of Fairchild trench MOSFET products can be directly attributed to the manufacturing and performance advantages of the Fairchild trench MOSFET technology made possible primarily by those technical aspects of the technology that are the subject of the attached claims.

The superior performance of the Fairchild trench products and the subsequent industry approval is further evidenced by favorable product reviews published in a number of major trade press publications. The following lists but a few examples of such publications, copies of which are attached herewith:

"Power FETs in Pentium push," Steve Bush, Electronics Weekly, UK, February 25, 1998

"Fairchild Offers 9m Ω Power MOSFET," Kenji Tsuda, Nikkei Electronics Asia, May 1998

"Flexible resistance in trench technology," Nick Flaherty, Electronics Times, UK, February 23, 1998

"PowerTrench mosfets deliver lowest on-resistance plus fast switching," Components in Electronics, April 1998

Electronic Engineering Times / Taiwan, March 2, 1998

I further declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Date:

5/31/01


Izak Bencuya

ATTACHMENT 1

Claims as Pending – Appln. No. 08/970,221 – filed 11/17/97

1 1. A trench field effect transistor comprising:

2 a semiconductor substrate having dopants of a first conductivity type;

3 a trench extending a predetermined depth into said semiconductor substrate;

4 a pair of doped source junctions having dopants of the first conductivity type,

5 and positioned on opposite sides of the trench;

6 a doped well having dopants of a second conductivity type opposite to said
7 first conductivity type, and formed into the substrate to a depth that is less than said
8 predetermined depth of the trench; and

9 a doped heavy body having dopants of the second conductivity type, and
10 positioned adjacent each source junction on the opposite side of the source junction from the
11 trench, said heavy body extending into said doped well to a depth that is less than said depth
12 of said doped well,

13 wherein the heavy body forms an abrupt junction with the well and the depth
14 of the junction, relative to the depth of the well, is adjusted so that a transistor breakdown
15 initiation point is spaced away from the trench in the semiconductor, when voltage is applied
16 to the transistor.

1 2. The trench field effect transistor of claim 1 wherein said doped well has

2 a substantially flat bottom.

1 5. The trench field effect transistor of claim 1 wherein said trench has

2 rounded top and bottom corners.

1 6. The trench field effect transistor of claim 1 wherein the abrupt junction

2 causes the transistor breakdown initiation point to occur in the area of the junction, when

3 voltage is applied to the transistor.

1 7. The trench field effect transistor of claim 6 wherein said doped heavy
2 body has a first dopant concentration near the abrupt junction and a second dopant
3 concentration near its upper surface that is less than the first dopant concentration.

1 8. An array of transistor cells comprising:
2 a semiconductor substrate having a first conductivity type;
3 a plurality of gate-forming trenches arranged substantially parallel to each
4 other, each trench extending a predetermined depth into said substrate and the space between
5 adjacent trenches defining a contact area;

6 a pair of doped source junctions, positioned on opposite sides of the trench
7 and extending along the length of the trench, the source junctions having the first
8 conductivity type;

9 a doped well having a second conductivity type with a charge opposite that of
10 the first conductivity type, the doped well formed in the semiconductor substrate between
11 each pair of gate-forming trenches;

12 a doped heavy body having the second conductivity type formed inside the
13 doped well and positioned adjacent each source junction, the deepest portion of said heavy
14 body extending less deeply into said semiconductor substrate than said predetermined depth
15 of said trenches; and

16 alternating heavy body and source contact regions defined at the surface of the
17 semiconductor substrate along the length of the contact area,

18 wherein the heavy body forms an abrupt junction with the well, and a depth of
19 the heavy body relative to a depth of the well is adjusted so that breakdown of the transistor
20 originates in the semiconductor in a region spaced away from the trenches when voltage is
21 applied to the transistor.

1 9. The array of transistor cells of claim 8, wherein each said doped well has a
2 substantially flat bottom.

1 10. The array of transistor cells of claim 8 wherein the controlled depth of the
2 junction causes the breakdown origination point to occur approximately halfway between
3 adjacent gate-forming trenches.

1 11. The array of transistor cells of claim 8 wherein each said doped well has a
2 depth less than the predetermined depth of said gate-forming trenches.

1 12. The array of transistor cells of claim 8 wherein each said gate-forming
2 trench has rounded top and bottom corners.

1 14. The array of transistor cells of claim 8 further comprising a field
2 termination structure surrounding the periphery of the array.

1 15. The array of transistor cells of claim 14 wherein said field termination
2 structure comprises a well having a depth greater than that of the gate-forming trenches.

1 16. The array of transistor cells of claim 14 wherein said field termination
2 structure comprises a termination trench extending continuously around the periphery of the
3 array.

1 17. The array of transistor cells of claim 16 wherein said field termination
2 structure comprises a plurality of concentrically arranged termination trenches.

1 46. The array of transistor cells of claim 8 wherein the doped heavy body
2 forms a continuous doped region along substantially the entire length of said contact area.

1 47. A trenched field effect transistor formed on a substrate, comprising:
2 a plurality of trenches formed in parallel along a longitudinal axis, the
3 plurality of trenches extending into the substrate to a first depth;
4 a doped well extending into the substrate between each pair of trenches;
5 a pair of doped source regions formed on opposite sides of each trench; and

6 a doped heavy body formed inside the doped well adjacent each source
7 region, the doped heavy body extending into the doped well to a second depth that is less
8 than the first depth,

9 wherein the doped heavy body:
10 forms a continuous doped region along substantially the entire longitudinal
11 axis of a trench, and
12 forms an abrupt junction with the well, and a depth of the heavy body junction
13 relative to a maximum depth of the well, is adjusted so that a peak electric field in the
14 substrate is spaced away from the trench when voltage is applied to the transistor.

1 48. The trenched field effect transistor of claim 47 further comprising source
2 and heavy body contact areas defined on a surface of the substrate between each pair of
3 trenches.

1 49. The trenched field effect transistor of claim 48 wherein the contact areas
2 alternate between source and heavy body contacts.

1 50. The trenched field effect transistor of claim 1 further comprising an
2 epitaxial layer having dopants of the first conductivity type, and formed between the
3 substrate and the doped well, with no buried layer formed at an interface between the
4 epitaxial layer and the substrate.

1 51. The trenched field effect transistor of claim 1 wherein said doped heavy
2 body is formed by a double implant of said dopant of the second conductivity type.

1 52. The trenched field effect transistor of claim 51 wherein said double
2 implant comprises a first high energy implant to reach said second depth, and a second lower
3 energy implant to extend the heavy body from said second depth to substantially a surface of
4 the substrate.

1 53. The trench field effect transistor of claim 8, further comprising:

2 an epitaxial layer having the first conductivity type formed between the substrate

3 and the well, with no buried layer formed at an interface between the epitaxial layer and the
4 substrate.

1 55. The trench field effect transistor of claim 47, further comprising:

2 an epitaxial layer having the first conductivity type formed between the substrate

3 and the well,

4 wherein the second depth relative to a depth of the well is adjusted to eliminate the
5 need for any layers disposed between the epitaxial layer and the substrate.

PUBLIKATION / PUBLICATION : Electronics Weekly, UK
AUFLAGE / CIRCULATION : 31.721
AUSGABE & ERSCHINUNGSDATUM : February 25, 1998
ISSUE & DATE OF PUBLICATION

Power FETs in Pentium push

Steve Bush

MOTHERBOARDS ARE becoming a target for application-specific power FETs. Both Siliconix and Fairchild have announced products aimed at Pentium-class processors.

Siliconix is claiming a record for on-resistance in DPAK packaging for its pair of MOSFETs for the CPU. The devices, built on Siliconix's 32m-cell trench technology, have an on-resistance of 7m Ω for the n-channel SUD50N03-07 and 10m Ω for the p-chan-

nel SUD45P03-10. Both of these maximum ratings are said to be the lowest in the industry for a power MOSFET in this package.

Fairchild's offering is the TO-220 packaged FDP7030. Still unavailable, it is part of its new PowerTrench range and slated to be a 30V MOSFET optimised for fast switching power converters on motherboards.

Siliconix's TrenchFETs can handle approximately a third more current than its previous-generation for the same dissipation and are aimed at

powering CPU's in desktop computers.

"For generic motherboard manufacturers, these devices will spell the difference between a very complicated solution and a very simple one as they begin making motherboards with the next high-performance processor from Intel and other suppliers," said Phil Dunning, product marketing director at Siliconix. Samples and production quantities of the Siliconix FETs are available now. Fairchild's is due later this year. See Technology p18

technology FRONT

EDITED BY STEVE BUSH


December 10th/17th, February 13th 1997
<http://www.sterlingnet.com/tech>

18


EDITED BY STEVE BUSH

Received 14 July, February 1976

18



Structured
Fairchild Semiconductor
outlet has pro-
duced its first com-
mercial pHE-
MOSFETs using
 trench structures.
 Called PowerTrench,
 the range includes
 what is claimed to
 be the smallest
 over 90W power
 FET, the 5501-B
 FOR4420A, low-
 gate charge variants
 of some of the FETs
 are said to offer
 efficiency gains in
 DC/DC conversion
 applications. A
 3.5mV, 10-220
 device is promised
 which should be the
 lowest resistance in
 this class (see *www.fairchild.com*).



Trench warfare

With a shift from conventional cellular layout to a linear array design, Fairchild Semiconductor has put more gate lengths onto its trench power FETs cutting down their on-resistance. Steve Bush reports

Yet another strike of power FETs has gone over from plans to trench structures for its low voltage devices.

This time it is Fairchild Semiconductor, formerly the discrete, memory and logic arm of National Semiconductor, for its new PowerTrench range of power FETs.

All other physical things being equal, trench structures have a lower on-resistance per unit area than planar structures because the current path through trench devices is shorter.

Fairchild has also gone away from the conventional cellular layout of factories and adopted a linear array instead, with long straight genes stretching right across *Fairchild* in parallel rows. SGS-Thomson has taken a similar approach with its plane power FETs. This kind of layout is variously called linear, strip or wire.

40% Sm

More gate length means less on-resistance, the parameter that power FETs tend to be judged by. The reason that more gate length has been squeezed in, according to Birnbaia, has a lot to do with going from cellular to fixed

One of the problems with designing trench power FETs is breakdown voltage control. All FETs will eventually breakdown at drain voltages. To ensure high reliability, this breakdown

drain. "With trench structures the propensity of the bottom of the gne trench to the drainage on the substrate encourages damaging gas drain breakdown. The answer is to dope a deep layer between the gate and the drain."

Trading Rosen can gain efficiency

WILSON WAS CHARGED IN FEDERAL COURT OF THE
RECEIVED FROM THE NEW YORK CITY OFFICE OF THE
DISTRICT ATTORNEY. ONE OF THE CHARGES WAS THAT HE
CONSPIRED TO OBTAIN MONEY FROM THE NEW YORK A. P.

The average chlorine-free FSC can show a 10% to 15% high brightness, depending on the quality of the chlorine-free pulp. The company is planning to increase the chlorine-free pulp content in its can and to use a low chlorine-free pulp in its can.

[illegible]

the
be
not
such
as
that
such

Hitachi claims record breaking 4GHz superconducting ATM switch

Huuchs is claiming to have fabricated an experimental superconducting ATM (synchrotron) transfer mode switch that operates at 4GHz. The previous record holder was a switch superconducting switch, operating at 3.5GHz.

The company points out that while optical fibres make the commercial transmission of data at IBM's foreseeable can-canonical CMOS parallel

switches will not be able to cope because of the increase in dissipation with package size and heat. Superconducting devices can operate for far less power than CMOS and with significantly lower power consumption. — The Huacki driver

The switching elements Josephson devices, which are superconductors, rely by a tunneling mechanism. The superconducting field of these JCTs is 100,000

The arbitrage loop is
imported into the system
and then the system is
restarted. The system is
restarted by the system
administrator. The system
administrator is the only
person who can restart
the system. The system
administrator is the only
person who can restart
the system.

The work is part MITI programme supported by the New England Industrial Technology Development Fund.

...the
...sally
...an
...rred
...and
...reat-

Fairchild Offers 9m Ω Power MOSFET

Fairchild Semiconductor Corp (www.fairchildsemi.com) of the US has been introducing progressively lower on-resistance power MOSFETs to the market. Following the FDS6680A with only 9.5m Ω on-resistance, the firm has introduced the FDR4420A, further minimizing on-resistance to 9.0m Ω or less. It also offers a superSOT-8 package which is 38% smaller than the standard SOT-8 package.

12% Annual Growth Market

From 1996 to 1999, the power transistor market is projected to grow 12.5% annually, and Fairchild Semiconductor is poised to gain a stronger position in three strategic markets: standard CMOS logic, discrete & EPROM/EEPROM, and analog & mixed signal.

The discrete market is very competitive. The top ten players dominate only 40% of the market. Fairchild intends to compete with a proprietary chip design and smaller package solutions.

For discrete power transistors, DC-DC converters and power supplies for mobile equipment are major applications. These markets require higher efficiency and a smaller

footprint, which in turn, means longer battery life and higher packing density. Higher packing density is achieved with highly integrated semiconductor chips, and longer battery life is achieved with lower loss in the power source. Notebook computers, for example, have reduced power supply voltage with higher current capacity, following the same trend as Intel Corp (www.intel.com) of the US's Pentium microprocessors. In other word, lower loss is crucial.

Supporting PWM

This means DC-DC converters and power supplies should handle larger current and lower voltage. For power transistors to drive DC-DC converters and power supplies, lower on-resistance and higher switching speed are required to lengthen battery life, and to support pulse width modulation (PWM) switching at higher frequency.

PWM support is also key for notebook computers. Recent notebook computers with Pentium II microprocessors generate multiple supply voltages such as 1.8V, 2.5V and 3.3V. Changing duty ratio of PWM pulses generates multiple voltages.

Fairchild power MOSFETs feature lower on-resistance and gate charge to support higher speed operation.

Under a 10V gate voltage, The FDR4420A features the lowest on-resistance, 9m Ω and 41nC gate capacitance, and the FDS6680A offers lowest gate capacitance, gate capacitance 37nC and 9.5m Ω on-resistance.

A PWM DC-DC converter application requires two types of power transistors; high-speed switching and low conduction loss, and lowest conduction loss. FDR6680A is suitable for the former transistor application, and FDR4420A for the latter application.

The superSOT-8 package of the FDR4420A measuring 4mm x 3mm is unique, but the firm has applied to the Joint Electron Device Engineering Council (JEDEC) for a ruling on standardization.


Similar to DRAM

A power MOSFET is equivalent to parallel connected small signal transistors, similar to DRAM memory cells, says Izak Bencuya, director of MOSFET Business Unit at Fairchild Semiconductor. The larger the number of transistors, the larger the current capability. The key issue is maximizing the current capacity over a limited chip area while minimizing the price.

Fairchild developed a trench structure along with layout improvements to boost the number of transistors in a given area.

The trench transistor (see Fig) sends current in a vertical direction, not in a planar direction. In conventional planar double-diffused MOS (DMOS) transistors, current flowed to both vertical and horizontal directions. The Fairchild trench transistor operates in a vertical direction mode. This method requires no space for horizontal direction current flow, and results in a reduction of the planar area in a transistor cell.

To reduce on-resistance and gate capacitance, the firm uses a shallow trench. The layout structure also enables high packing density of cell transistors.



Fairchild Power Trench Transistor

by Kenji Tsuda

PUBLIKATION / PUBLICATION

: Electronics Times, UK

AUFLAGE / CIRCULATION

: 33.422

AUSGABE & ERSCHEINUNGSDATUM

: February 23, 1998

ISSUE & DATE OF PUBLICATION

Flexible resistance in trench technology

by Nick Flaherty

Getting the lowest on-resistance for a power MOSFET is not necessarily the best parameter for power designers, according to Fairchild Semiconductors, as it launches its power manufacturing process.

Nearly a year on from its split from National Semiconductor, Fairchild Semiconductors has developed its own trench technology that is optimised for either low on-resistance or a combination of low on-resistance and low gate charge.

This second parameter is key for switching applications such as DC/DC converters, particularly as designers move up from 300kHz to 1MHz designs.

Fairchild has worked closely with Maxim on pulse width modulation controllers and found that some MOSFETs with an on-resistance of 22mΩ produce a more efficient switch than those at 12mΩ, due to the higher capacitance on the gate.

One of the first devices from the optimised PowerTrench process has an on-resistance of 10.5mΩ but a gate charge of 36nC, figures achieved by changing the thickness of the gate oxide.

This compares to a 65nC gate charge for the equivalent 8mΩ part in the standard process, and gives at least a couple of percentage


points increase in overall efficiency.

Fairchild has combined the two parts on a single lead frame in a single package for such DC/DC converter designs. That is not to


say that Fairchild is not also playing the minimum on-resistance game as well with the new process, as it plans to have a 3.5mΩ part for automotive applications, delivered in a TO-220 package.

The trench process uses stripes rather than a cellular structure and so Fairchild is defining the on-resistance of this process as 0.5mΩ/μm² rather than as a cell density.

Conventional trench



Flat bottom trench



The conventional trench at left is what we know. The flat bottomed trench is the new process from Fairchild. The fact that the trench appears to cover the source in these diagrams is a result of trying to represent a 3D process on a 2D chart.

INTERNATIONAL PRESS

CUTTING BUREAU

Extract from:

COMPONENTS IN
ELECTRONICS

-London-

5/6/91 (circ: 17, 363)

- APR 1998

Feature: POWER SEMICONDUCTORS

PowerTrench mosfets deliver lowest on-resistance plus fast switching

Fairchild has developed two new mosfet trench processes that deliver a very low on-resistance, while maintaining very fast switching performance beyond 1MHz. Called PowerTrench and Pwm PowerTrench, the processes use a non-cellular trench structure, rather than the cell-based trench processes used by competitors, to deliver a range of very small, high performance, high efficiency mosfets for the portable market. Chris Evans-Pughe reports.

Initially targeted at 30 and 40V applications, typically, portable computing, dc/dc converter modules and high performance processor power supplies, Fairchild's latest mosfet technology has been under development for a year. PowerTrench is for high current applications and lower frequency switching applications, while Pwm PowerTrench, which features an ultra low gate charge, with a slight reduction in on-resistance, is optimised for high efficiency, high frequency power switching applications.

"Although we are focussing on 30 and 40V initially, it will be quite easy to convert the technology 60V if necessary. Trench processes only make sense up to 100V, but that covers a very large part of the market", commented Frank Marx, Fairchild's director of marketing for discrete power and signal technologies.

The first products built on the new processes are sampling now, with volume available very

shortly. They include the 30V, FDR4420A, which comes in Fairchild's tiny SuperSOT-8 package, which is 38 percent smaller than an SO-8. The n-channel device is claimed to be the smallest ever 9mΩ mosfet. The 9mΩ maximum on-resistance is achieved at 10V V_{GS}, and it rises to 13mΩ at 4.5V V_{GS}. The gate charge is 4nC. The device is particularly well suited to low voltage and battery powered applications where small package size is required without compromising power handling, in-line power loss or fast switching.

Another new device is the FDS6670A, which at 8mΩ maximum R_{DS(on)} (V_{GS}=10V) is claimed to offer the lowest on-resistance in SO-8. Finally, there will be the 30V, FDC6655N available in the miniature SuperSOT-6, which is 72 percent smaller than the SO-8. This mosfet features an on-resistance of 25mΩ at 10V V_{GS}, and 33mΩ at 4.5V V_{GS}.

In the Pwm optimised

Fairchild PowerTrench FDS6680A

9.5 mΩ R_{DS(on)} Max. @ 10V



PowerTrench range, Fairchild is introducing the SO-8 packaged FDS6680 which provides the dc/dc designer with low on losses and low switching losses. Features include an on-resistance of 9.5mΩ at V_{GS} = 10V, combined with a very low gate charge (41nC, typical), fast switching speed, and high power and current handling capability. Other specifications include T_{Delay On} = 8ns, T_{RISE} = 32ns, T_{Delay Off} = 42ns and T_F = 14ns. By using this device, designers will achieve a significant improvement in efficiency, resulting in longer lasting batteries and cooler running systems, according to Fairchild.

As an example of how the FDS6680A compares to competitive parts on the market, Temic's Si4420 trench mosfet features a 9mΩ on-resistance with a 70ns gate charge, while the company's Si4410 has a 13.5mΩ on-resistance with a 35ns gate charge.

Designers can increase efficiency simply by changing the mosfet in their design to a device in Fairchild's PowerTrench family, says the company. Other parts are planned for addition to the PowerTrench family in the near future.

Fairchild

Write in number 450

服務至上 天騰提供全方位方案



▲ Compaq 技術服務總監 傅林森

【本報記者傅林森專訪】日前前出 Compaq 與迪吉多公司大前人的九上一起美元合併案，已引起多方的關注。各報均不斷報導合併前後的結果。由於 Compaq 在三年前以企業買下當時的 Tandem，和目前 Tandem 會以迪吉多公司為主的合併案，以上兩項是未料到此後合併後 Tandem 與迪吉多的 Compaq 技術服務部門將如何運作。

問：依您來看，這次 Compaq 與迪吉多的合併案是否樂觀？

傅：這次合併已得到我們合作多年，而且這公司本來就是 MCS (Multivendor Customer Support) 的內涵，以提供合用、對付目前市場上對我們來說，應該是件非常有利的事。此外，我們目前在公司內有將業務運到各區的地方客戶，如我們中國的地方客戶，我想大客戶是不會改變的。所以，我們來談談並非非常驚人的合併案。

問：從目前來看，天騰 (Tandem) 與 Compaq 合併至今情況如何？

傅：我記得此地是與聯誼會的，公報的文筆及聯誼會表示，要將聯誼會決定前，但我們使用迪吉多的合併案成立後，這類的

式就得以得到迪吉多上面了。至於在產品方面，天騰與 Compaq 的 Windows NT 產品完全符合，就提供全方位的解決方案來說，成果及前途都是非常樂觀的。

問：您對聯誼會的全方位解決方案，天騰目前有何計劃或執行呢？

傅：最近我們在推的解決方案行 (Electric) 分別是：電子商務 (EC)；電話服務中心 (Call Center)；以及以元兩千元 (Y2K) 解決方案。元在商務的應用上已受到重視；而在電話服務中心方面，近來蓬勃發展的應用上，代客電話、大眾服務，就非常重要；至於元兩千元的問題，我們是最受到忽視的。所有廠商都應該正視這個問題，否則到時候就來不及了。

問：我們知道天騰與聯誼會合併後，天騰將如何運作？

傅：我們將此地是與聯誼會的，公報的文筆及聯誼會表示，要將聯誼會決定前，但我們使用迪吉多的合併案成立後，這類的

封面新聞

嘉畜廠閒置 同業鳴不平

【本報記者王 曾學報訊】這座建於八十年代的嘉畜廠，因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

標準大勢底定 頻道支援

【本報記者王 曾學報訊】這座建於八十年代的嘉畜廠，因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

Rambus 路迂迴 Intel 改其道而行

【本報記者王 曾學報訊】這座建於八十年代的嘉畜廠，因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

數位相機 OEM 商機登台

【本報記者王 曾學報訊】這座建於八十年代的嘉畜廠，因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

FPGAs 融入標準 IC 變動

【本報記者王 曾學報訊】這座建於八十年代的嘉畜廠，因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

快捷新推 MOSFET



▲ Fairchild 快捷功率 MOSFET 新市場經理 Frank Marx

【本報記者王 曾學報訊】這座建於八十年代的嘉畜廠，因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。

除了了解原本嘉畜廠目前同業完全閒置，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。據悉，該廠因同業鳴不平，目前尚未有具體的處理方案。